



Order

Now







**TPSM84209** 

SLVSE31 – JANUARY 2018

# TPSM84209 4.5-V to 28-V Input, 1.2-V to 6-V Output, 2.5-A Power Module

# 1 Features

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- 4.5-mm × 4-mm × 2-mm QFN Package
- Wide-Output Voltage Range (1.2 V to 6 V)
- Fixed Switching Frequency (750 kHz)
- Advanced Eco-mode<sup>™</sup> for Light Load Efficiency
- Programmable Undervoltage Lockout (UVLO)
- Overtemperature Thermal Shutdown Protection
- Overcurrent Protection (Hiccup Mode)
- Safe Pre-Bias Output Start-Up
- Operating IC Junction Range: -40°C to +125°C
- Operating Ambient Range: -40°C to +85°C
- Enhanced Thermal Performance: 29.5°C/W
- Meets EN55011 Radiated EMI Standards
  Integrated Shielded Inductor
- Create a Custom Design Using the TPSM84209 With the WEBENCH<sup>®</sup> Power Designer

# 2 Applications

- Industrial and Motor Controls
- Automated Test Equipment
- Medical and Imaging Equipment
- High-Density Power Systems



The TPSM84209 power module is an easy-to-use integrated power supply that combines a 2.5-A DC-DC converter with a shielded inductor and passives into a low-profile QFN package. This total power solution allows as few as four external components while maintaining an ability to adjust key parameters to meet specific design requirements.


The wide input voltage range and small package size of the TPSM84209 makes the device an excellent fit for power rails that require up to 2.5 A of output current.

The QFN package is easy to solder to a printed circuit board and has excellent power dissipation capability. The TPSM84209 offers flexibility with many features and is ideal for powering a wide range of devices and systems.


#### Device Information<sup>(1)</sup>

DEVICE NUMBER	PACKAGE	BODY SIZE				
TPSM84209	B3QFN (43)	4.50 mm × 4.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# Simplified Application





Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	5
	6.5	Electrical Characteristics	5
	6.6	Typical Characteristics (V <sub>IN</sub> = 5 V)	7
	6.7	Typical Characteristics (V <sub>IN</sub> = 12 V)	8
	6.8	Typical Characteristics (V <sub>IN</sub> = 24 V)	9
7	Deta	ailed Description 1	0
	7.1	Overview 1	0
	7.2	Functional Block Diagram 1	0

	7.3	Feature Description	11
	7.4	Device Functional Modes	19
8	Арр	lications and Implementation	20
	8.1	Application Information	20
	8.2	Typical Application	20
9	Pow	er Supply Recommendations	21
10	Lay	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Examples	22
11	Dev	ice and Documentation Support	23
	11.1	Device Support	23
	11.2	Receiving Notification of Documentation Updates	23
	11.3	Community Resources	23
	11.4	Trademarks	23
	11.5	Electrostatic Discharge Caution	23
	11.6	Glossary	23
12		hanical, Packaging, and Orderable	
	Info	rmation	23


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES	
January 2018	*	Initial release	



# 5 Pin Configuration and Functions



#### **Pin Functions**

PI	PIN		DECODIDION		
NAME	NO.	ITPE **	DESCRIPTION		
DNC	6, 7	_	Do Not Connect. Do not connect these pins to GND or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.		
EN	9	I	Enable pin. An open drain/collector device can be used to control the EN function. The module is disabled when this pin is pulled low. This pin can also be connected to an external resistor divider connected between VIN and GND to adjust the UVLO above the internal default setting. Float this pin when not used.		
FB	1	I	Feedback input. To adjust the output voltage connect this pin to the center point of an external resistor divider connected between VOUT and GND.		
GND	8	G	Ground pin. This is the return current path for the device. Connect this pin to the input source return, the load return, and to the ground side of the VIN and VOUT bypass capacitors using power ground planes on the PCB.		
SW	4, 5	0	Switch node. These pins are connected to the input side of the internal output inductor. Do not place any external components on these pins or tie them to a pin of another function.		
VIN	2	I	Input voltage. Connect this pin to the input source and connect external bypass capacitors between this pin and GND, close to the module.		
VOUT	3	0	Output voltage. This pin is connected to the internal output inductor. Connect this pin to the output load and connect external bypass capacitors between this pin and GND close to the module.		

(1) G = Ground, I = Input, O = Output

# **6** Specifications

## 6.1 Absolute Maximum Ratings

Over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	VIN	-0.3	30	V
Input voltage	EN, FB	-0.3	7	V
	SW	-0.3	30	V
Output voltage	VOUT	-0.3	7	V
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		tbd	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		tbd	G
Operating IC junction te	Operating IC junction temperature, T <sub>J</sub> <sup>(2)</sup>		125	°C
Operating ambient temperature, T <sub>A</sub> <sup>(2)</sup>		-40	85	°C
Storage temperature, T	stg	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under the recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the deviceis powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±TBD	
V <sub>(ES</sub>	SD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	4.5 <sup>(1)</sup>	28	V
Output voltage, V <sub>OUT</sub>	1.2	6	V
EN voltage, V <sub>EN</sub>	0	6	V
Output current, I <sub>OUT</sub>	0	2.5	А
Operating ambient temperature, T <sub>A</sub>	-40	85	°C
Operating IC junction temperature, T <sub>J</sub>	-40	125	

(1) The minimum recommended input voltage is 4.5 V or ( $V_{OUT} \times 1.3$ ), whichever is greater.



# 6.4 Thermal Information

		TPSM84209	
	THERMAL METRIC <sup>(1)</sup>	RKH (QFN)	UNIT
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	32.7	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(3)</sup>	2.2	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(4)</sup>	17	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance,  $R_{\theta,JA}$ , applies to devices soldered directly to a 63 mm × 50 mm, 4-layer PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces  $R_{\theta,JA}$ .

(3) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> × Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.

(4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> × Pdis + T<sub>B</sub>; where Pdis is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

# 6.5 Electrical Characteristics

Over  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient temperature, V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 2.5 A, (unless otherwise noted); C<sub>IN1</sub> = 10 µF, 50 V, 1210 ceramic; C<sub>IN2</sub> = 100-µF, 35-V, electrolytic; C<sub>OUT</sub> = 2 × 47-µF, 16-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE (V <sub>IN</sub> )						
V <sub>IN</sub>	Input voltage	Over I <sub>OUT</sub> range		4.5 <sup>(1)</sup>		28	V
		V <sub>IN</sub> increasing		3.8	4.1	4.4	V
UVLO	V <sub>IN</sub> undervoltage lockout	V <sub>IN</sub> decreasing		3.3	3.6	3.9	V
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = 0 V			2		μA
OUTPUT VO	DLTAGE (V <sub>OUT</sub> )						
V <sub>OUT(ADJ)</sub>	Output voltage adjust	Over I <sub>OUT</sub> range		1.2		6	V
V <sub>OUT(Ripple)</sub>	Output voltage ripple	20-MHz bandwidth			22		mV
FEEDBACK							
	Feedback voltage <sup>(2)</sup>	$T_A = 25^{\circ}C, I_{OUT} = 0 A$		0.581	0.596	0.611	V
V <sub>FB</sub>	Temperature variation	–40°C ≤ T <sub>J</sub> ≤ 125°C, I <sub>O</sub>	0%		2.5%		
	Line regulation	$T_A = 25^{\circ}C, 8 V \le V_{IN} \le$		6		mV	
	Load regulation	Over I <sub>OUT</sub> range, T <sub>A</sub> = 2		12		mV	
CURRENT							
	Output current	Natural convection, T <sub>A</sub>	Natural convection, $T_A = 25^{\circ}C$			2.5	А
I <sub>OUT</sub>	Overcurrent threshold				4.8		А
PERFORMA	NCE						
			V <sub>OUT</sub> = 5 V		86.5%		
		V <sub>IN</sub> = 24 V, I <sub>OUT</sub> = 1 A	V <sub>OUT</sub> = 3.3 V		82.7%		
-	<b>F</b> #ining out		V <sub>OUT</sub> = 2.5 V		79.3%		
η	Efficiency		V <sub>OUT</sub> = 5 V		91.7%		
		V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 1 A	V <sub>OUT</sub> = 3.3 V		89.0%		
		IOUT = I A	V <sub>OUT</sub> = 2.5 V		86.8%		
	Transiant roopanaa	25% to 75% load step	Over/undershoot		90		mV
	Transient response	1 A/µs slew rate	Recovery Time		100		μs
SOFT STAF	T						
T <sub>SS</sub>	Internal soft-start time				5		ms

(1) The minimum recommended input voltage is 4.5 V or (V<sub>OUT</sub>  $\times$  1.3), whichever is greater.

(2) The overall output voltage tolerance will be affected by the tolerance of the external R<sub>FBT</sub> and R<sub>FBB</sub> resistors.

Copyright © 2018, Texas Instruments Incorporated

# **Electrical Characteristics (continued)**

Over  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient temperature, V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 2.5 A, (unless otherwise noted); C<sub>IN1</sub> = 10  $\mu$ F, 50 V, 1210 ceramic; C<sub>IN2</sub> = 100- $\mu$ F, 35-V, electrolytic; C<sub>OUT</sub> = 2 × 47- $\mu$ F, 16-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHING	FREQUENCY		i.			
F <sub>SW</sub>	Switching frequency		578	750	923	kHz
ENABLE (E	N)					
V <sub>EN-RISING</sub>		Rising		1.21	1.28	V
V <sub>EN-FALLIN</sub>	EN threshold	Falling	1.1	1.19		V
	EN Input current	V <sub>EN</sub> = 1 V		0.7		μA
I <sub>EN</sub>	EN Hysteresis current	V <sub>EN</sub> = 1.5 V		1.55		μA
THERMAL						
<b>-</b>	The second should be used	Shutdown temperature		165		°C
T <sub>SHDN</sub>	Thermal shutdown	Hysteresis		10		°C
CAPACITA	NCE					
0	Estant l'annut annu itean	Ceramic type	10 <sup>(3)</sup>			μF
C <sub>IN</sub>	External input capacitance	Non-ceramic type		47 <sup>(3)</sup>		μF
0	External output	Ceramic type	94 <sup>(4)</sup>		500 <sup>(5)</sup>	μF
C <sub>OUT</sub>	capacitance	Non-ceramic type			500 <sup>(5)</sup>	μF

(3) A minimum of 10 μF ceramic input capacitance is required for proper operation. An additional 47 μF of bulk capacitance is recommended for applications with transient load requirements.


(4) A minimum of 94 µF (or 2 × 47 µF) of ceramic output capacitance is required. Locate the capacitance close to the device. Adding additional ceramic or non-ceramic capacitance close to the load improves the response of the regulator to load transients.
(5) The maximum output capacitance of 500 µF and be made up of all caramic type or a combination of both ceramic and per caramic type.

(5) The maximum output capacitance of 500 µF can be made up of all ceramic type or a combination of both ceramic and non-ceramic type.



# 6.6 Typical Characteristics ( $V_{IN} = 5 V$ )

 $T_A = 25^{\circ}C$ , unless otherwise noted.



**TPSM84209** 

SLVSE31 - JANUARY 2018




#### **TPSM84209**

SLVSE31 – JANUARY 2018

# 6.7 Typical Characteristics ( $V_{IN} = 12 V$ )


 $T_A = 25^{\circ}C$ , unless otherwise noted.





# 6.8 Typical Characteristics ( $V_{IN} = 24 V$ )

 $T_A = 25^{\circ}C$ , unless otherwise noted.






# 7 Detailed Description

## 7.1 Overview

The TPSM84209 is a highly integrated 28-V input, 2.5-A, synchronous step-down power module with PWM, MOSFETs, inductor, and control circuitry integrated into a low-profile, overmolded, QFN package. This device enables small designs by integrating all but the input and output capacitors and voltage-setting resistor divider while keeping the ability to adjust key parameters to meet specific design requirements. The TPSM84209 operates at a 750-kHz fixed switching frequency and features advanced Eco-mode<sup>™</sup> pulse-skip operation for improved light-load efficiency. The TPSM84209 provides an adjustable output-voltage range of 1.2 V to 6 V using a simple external-resistor divider. The TPSM84209 provides accurate voltage regulation for a variety of loads by using an internal voltage reference that is 2.5% accurate over temperature. The output-voltage rise time is controlled by a fixed 5-ms soft start. Input UVLO is internally set at 4.1 V, but can be adjusted upward using a resistor divider on the EN pin of the module. The EN pin can also be pulled low to put the module in standby mode to reduce input quiescent current. Thermal shutdown and current limit features protect the device during an overload condition. A 9-pin, 4-mm × 4.5-mm B3QFN package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

## 7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated



## **TPSM84209** SLVSE31 - JANUARY 2018

## 7.3 Feature Description

## 7.3.1 Adjusting the Output Voltage

A resistor divider connected to the FB pin (pin 1) programs the output voltage of the TPSM84209. The output voltage adjustment range is from 1.2 V to 6 V. Figure 17 shows the feedback resistor connection for setting the output voltage. The recommended value of  $R_{FBT}$  is 10 k $\Omega$ . Depending on the output voltage, a feed-forward capacitor, C<sub>FF</sub>, may be required for optimum performance. Table 1 lists the closest standard E96 value for the R<sub>FBB</sub> resistor and the recommended C<sub>FF</sub> value for a number of common output voltages. For other output voltages, the value of the required R<sub>FFB</sub> resistor can be calculated using Equation 1.

$$R_{FBB} = \frac{6}{(V_{OUT} - 0.6)} \quad (k\Omega)$$




Figure 17. Setting the Output Voltage

V <sub>OUT</sub> (V)	R <sub>FBB</sub> (kΩ)	C <sub>FF</sub> (pF)	V <sub>OUT</sub> (V)	R <sub>FBB</sub> (kΩ)	C <sub>FF</sub> (pF)			
1.2	10.0	330	3.7	1.96	open			
1.3	8.45	330	3.8	1.87	open			
1.4	7.50	330	3.9	1.82	open			
1.5	6.65	330	4.0	1.74	open			
1.6	6.04	330	4.1	1.69	open			
1.7	5.36	330	4.2	1.65	open			
1.8	4.99	330	4.3	1.62	open			
1.9	4.64	330	4.4	1.58	open			
2.0	4.22	330	4.5	1.54	open			
2.1	4.02	330	4.6	1.50	open			
2.2	3.74	330	4.7	1.47	open			
2.3	3.48	330	4.8	1.43	open			
2.4	3.32	330	4.9	1.40	open			
2.5	3.16	open	5.0	1.37	open			
2.6	3.01	open	5.1	1.33	open			
2.7	2.87	open	5.2	1.30	open			
2.8	2.74	open	5.3	1.27	open			
2.9	2.61	open	5.4	1.24	open			
3.0	2.49	open	5.5	1.22	open			
3.1	2.37	open	5.6	1.20	open			
3.2	2.32	open	5.7	1.18	open			
3.3	2.21	open	5.8	1.15	open			
3.4	2.15	open	5.9	1.13	open			
3.5	2.05	open	6.0	1.10	open			
3.6	2.00	open						

#### Table 1. Standard R<sub>FBB</sub> Resistor Values

Copyright © 2018, Texas Instruments Incorporated

(1)



#### 7.3.2 Operating Range

The TPSM84209 operates over a wide input voltage and output voltage range; however, not all output voltages can operate over the entire input voltage range. The maximum and minimum input voltage limits are shown in Figure 18. The TPSM84209 can be operated between the Maximum and Minimum  $V_{IN}$  limit lines.

Operating above the Maximum V<sub>IN</sub> line may cause the device to skip pulses in order to maintain the regulated output voltage.





Figure 18. Input Voltage vs Output Voltage

## 7.3.3 Output Current Rating

The maximum output current that the TPSM84209 can deliver is a function of input voltage, output voltage, and ambient temperature. The TPSM84209 is capable of delivering up to 2.5 A of output current; however refer to Figure 19 and Figure 20 for maximum current ratings based on operating conditions of the specific application.





#### 7.3.4 Output Capacitor Selection

The TPSM84209 requires a minimum of two 47 µF ceramic output capacitors. The effects of temperature and capacitor voltage rating must be considered when selecting capacitors to meet the minimum required capacitance. The required output capacitance must be comprised of all ceramic capacitors or a combination of ceramic and bulk capacitors. When adding additional output capacitance, ceramic capacitors or a combination of ceramic and bulk capacitors can be used. The required capacitance above the minimum is determined by actual transient deviation requirements. See Table 2 for a preferred list of output capacitors by vendor.

			CAPA	CITOR CHARACTER	ISTICS
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE <sup>(2)</sup> (µF)	ESR <sup>(3)</sup> (mΩ)
TDK	X5R	C3225X5R1C106K	16	10	2
Murata	X5R	GRM32ER61C106K	16	10	2
TDK	X5R	C3225X5R1C226M	16	22	2
Murata	X5R	GRM32ER61C226K	16	22	2
TDK	X5R	C3225X5R1A476M	10	47	2
Murata	X5R	GRM32ER61C476K	16	47	3
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER61A107M	10	100	2
Kemet	X5R	C1210C107M4PAC7800	16	100	2
Panasonic	POSCAP	6TPE100MI	6.3	100	18
Panasonic	POSCAP	6TPF220M9L	6.3	220	9
Panasonic	POSCAP	6TPE220ML	6.3	220	12

Table 2. Recommended Output Capacitors<sup>(1)</sup>

#### (1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Specified capacitance values.(3) Maximum ESR at 100 kHz, 25°C.

#### 7.3.5 Feed-Forward Capacitor, C<sub>FF</sub>

The TPSM84209 is internally compensated to be stable over the operating frequency and output voltage range. However, depending on the output voltage, an additional feed-forward capacitor,  $C_{FF}$ , may be required for optimum performance. If required, the external feed-forward capacitor must be placed in parallel with the top resistor divider,  $R_{FBT}$ .

The placement of  $C_{FF}$  is shown in Figure 17. Table 1 lists the recommended  $C_{FF}$  value for each output voltage shown. From the table, output voltages 2.5 V and greater do not require a  $C_{FF}$  capacitor.

TPSM84209 SLVSE31 – JANUARY 2018

#### 7.3.6 Input Capacitor Selection

The TPSM84209 requires a ceramic input capacitor with a minimum effective capacitance of 10  $\mu$ F. Use only high-quality ceramic type X5R or X7R capacitors with sufficient voltage rating. An additional 47  $\mu$ F of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. To compensate for the derating of ceramic capacitors, TI recommends a voltage rating of twice the maximum input voltage. At worst case, when operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must be at least 1.25 Arms. Table 3 includes a preferred list of capacitors by vendor.

			CAPAC	ITOR CHARACTERISTICS	
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE <sup>(2)</sup> (µF)	ESR <sup>(3)</sup> (mΩ)
TDK	X5R	C3225X5R1H106K	50	10	3
Murata	X7R	GRM32ER71H106K	50	10	2
Murata	X7R	GRM32ER71J106K	63	10	2
Panasonic	ZA	EEHZA1H101P	50	100	28
Panasonic	ZA	EEHZA1J560P	63	56	30

#### Table 3. Recommended Input Capacitors<sup>(1)</sup>

(1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Specified capacitance values

(3) Maximum ESR at 100 kHz, 25°C.

#### 7.3.7 Undervoltage Lockout (UVLO)

The TPSM84209 device has an internal UVLO circuit which prevents the device from operating until the  $V_{IN}$  voltage exceeds the UVLO rising threshold, (4.1 V (typical)). The device is disabled when the VIN pin voltage falls below the internal  $V_{IN}$  UVLO threshold. The internal  $V_{IN}$  UVLO threshold has a hysteresis of 500 mV.

Applications may require a higher UVLO threshold to prevent early turnon, for sequencing requirements or to prevent input current draw at lower input voltages. An external resistor divider can be added to the EN pin to adjust the UVLO threshold higher. The external resistor divider can be configured as shown in Figure 21. Table 4 lists standard values for R<sub>UVLO1</sub> and R<sub>UVLO2</sub> to adjust the UVLO voltage higher.




Figure 21. Adjustable UVLO

#### Table 4. Standard Resistor Values for Adjusting UVLO

V <sub>IN</sub> UVLO (V)	4.5	10	15	18	20
R <sub>UVLO1</sub> (kΩ)	68.1	68.1	68.1	68.1	68.1
R <sub>UVLO2</sub> (kΩ)	25.5	9.53	6.04	4.99	4.42



#### 7.3.8 Enable (EN)

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the low-quiescent current state.

The EN pin has an internal pullup-current source, which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin.

Figure 22 shows the typical application of the enable function. Turning Q1 on applies a low voltage to the enable control pin and disables the output of the supply, shown in Figure 23. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 24.





Figure 22. Typical Enable Control



## 7.3.9 Internal Soft Start

The TPSM84209 device uses the internal soft-start function. The internal soft-start time is set to 5 ms typically.

## 7.3.10 Safe Start-Up Into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased start-up, both high-side and low-side MOSFETs are not allowed to be turned on until the internal soft-start voltage is higher than FB pin voltage.

#### 7.3.11 Light Load Efficiency / Eco-Mode

The device is designed to operate in high-efficiency, pulse-skipping mode under light load conditions. As the load current on the output is decreased, a point is reached where the energy delivered by a single switching pulse is more than the load can absorb. This causes the output voltage to rise slightly. This rise in output voltage is sensed by the feedback loop, and the device responds by skipping one or more switching cycles until the output voltages falls back to the setpoint. At very light loads or no load, many switching cycles are skipped. The observed effect during this pulse-skipping mode of operation is an increase in the peak-to-peak ripple voltage and a decrease in the ripple frequency. The load current where pulse skipping begins is a function of the input voltage and output voltage. Figure 25 is a plot of the pulse-skipping threshold current as a function of input voltage for a number of popular output voltages.





Figure 25. Pulse-Skipping Threshold



#### 7.3.12 Overcurrent Protection

For protection against load faults, the TPSM84209 incorporates output overcurrent protection. Applying a load that exceeds the overcurrent threshold of the regulator causes the output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up as shown in Figure 26. This is described as a hiccup mode of operation, where the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in Figure 27.



## 7.3.13 Output Overvoltage Protection (OVP)

The TPSM84209 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the FB pin voltage and internal thresholds. When the FB pin voltage goes above  $108\% \times Vref$ , the high-side MOSFET is forced off. When the FB pin voltage falls below  $104\% \times Vref$ , the high-side again.


**TPSM84209** 

SLVSE31 - JANUARY 2018



#### 7.3.14 Thermal Performance

The typical thermal performance of the TPSM84209 is shown in Figure 28. The thermal image shows the typical temperature rise of TPSM84209 is 27.2°C above ambient when operated at  $V_{IN}$  = 12 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 2 A, with no airflow (LFM = 0).



 $T_A = 25^{\circ}C$ 

#### Figure 28. Thermal Image

#### 7.3.15 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 165°C (typ). The device reinitiates the power-up sequence when the junction temperature drops below 155°C (typ).



#### 7.4 Device Functional Modes

#### 7.4.1 Active Mode

When  $V_{IN}$  is above the UVLO threshold and the EN pin voltage is above the EN high threshold, the TPSM84209 operates in the active mode. Normal continuous conduction mode (CCM) occurs when inductor peak current is above 0 A. In CCM, the TPSM84209 operates at a fixed frequency.

#### 7.4.2 Eco-Mode Operation

The TPSM84209 device is designed to operate in high-efficiency, pulse-skipping mode under light load conditions. Pulse skipping initiates when the switch current falls to 500 mA typically. During pulse skipping, the low-side FET turns off when the switch current falls to 0 A. The switching node (SW pin) waveform takes on the characteristics of discontinuous conduction mode (DCM) operation and the apparent switching frequency decreases. As the output current decreases, the perceived time between switching pulses increases.

#### 7.4.3 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPSM84209. When the EN pin voltage is below the EN threshold, the device is in shutdown mode. In shutdown mode the standby current is 2  $\mu$ A, typically. The TPSM84209 also employs UVLO protection. If V<sub>IN</sub> is below the UVLO level, the output of the regulator turns off.

# 8 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPSM84209 is a synchronous, step-down DC-DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2.5 A. The following design procedure can be used to select components for the TPSM84209. Alternately, the WEBENCH<sup>®</sup> software may be used to generate complete designs. When generating a design, the WEBENCH software utilizes an iterative design procedure and accesses comprehensive databases of components. See www.ti.com/webench for more details.

## 8.2 Typical Application

The TPSM84209 requires only a few external components to convert from a wide input-voltage-supply range to a wide range of output voltages. Figure 29 shows a basic TPSM84209 schematic with only the minimum required components.




Figure 29. TPSM84209 Typical Application

## 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 5 and the following design procedures.

Table 5	Design	Example	Parameters
---------	--------	---------	------------

DESIGN PARAMETER	VALUE
Input voltage V <sub>IN</sub>	24 V typical
Output voltage V <sub>OUT</sub>	5 V
Output current rating	2 A

## 8.2.2 Detailed Design Procedure

## 8.2.2.1 Output Voltage Setpoint

The output voltage of the TPSM84209 device is externally adjustable using a resistor divider ( $R_{FBT}$  and  $R_{FBB}$ ) between VOUT, FB, and GND. With a fixed value of 10 k $\Omega$  for  $R_{FBT}$ , select the value of  $R_{FBB}$  from Table 1 or calculate using Equation 2:

$$R_{FBB} = \frac{6}{(V_{OUT} - 0.6)} \quad (k\Omega)$$

(2)

For a output voltage of 5 V, the formula yields a value of 1.36 k $\Omega$ . Choose the closest available value of 1.37 k $\Omega$  for R<sub>FBB</sub>.



#### 8.2.2.2 Input Capacitors

For this design, a 10- $\mu$ F, X7R dielectric ceramic capacitor rated for 50 V is used for the input decoupling capacitor.


#### 8.2.2.3 Output Capacitors

The minimum required output capacitance for a 5-V output is two  $47-\mu F$  ceramic capacitors. For this design, two  $47-\mu F$ , X5R dielectric ceramic capacitors rated for 16 V is used for the output capacitance.

#### 8.2.2.4 Enable Control

The EN pin provides electrical ON/OFF control of the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin. For this design, a small-signal, low-leakage MOSFET (BSS138) was used.

#### 8.2.3 Application Waveforms



## 9 Power Supply Recommendations

The TPSM84209 is designed to operate from an input-voltage-supply range between 4.5 V and 28 V. This input supply must be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPSM84209 supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few inches from the TPSM84209 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. Typically, a 47- $\mu$ F or 100- $\mu$ F electrolytic capacitor is sufficient.

**TPSM84209** 

SLVSE31 - JANUARY 2018



# 10 Layout


The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. See the following guidelines to design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

## **10.1 Layout Guidelines**

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 32 and Figure 33, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and GND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place the output voltage feedback resistors, R<sub>FBT</sub> and R<sub>FBB</sub>, as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.

## **10.2 Layout Examples**





# 11 Device and Documentation Support

## **11.1 Device Support**

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

Eco-mode, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



7-Feb-2018

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTPSM84209RKHT	ACTIVE	QFN	RKH	9	250	TBD	Call TI	Call TI	-40 to 85		Samples
TPSM84209RKHT	PREVIEW	QFN	RKH	9	250	TBD	Call TI	Call TI	-40 to 85		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



7-Feb-2018

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTPSM84209RKHT	ACTIVE	QFN	RKH	9	250	TBD	Call TI	Call TI	-40 to 85		Samples
TPSM84209RKHT	PREVIEW	QFN	RKH	9	250	TBD	Call TI	Call TI	-40 to 85		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# **RKH0009A**



# **PACKAGE OUTLINE**

# QFN - 2.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.




# **RKH0009A**

# **EXAMPLE BOARD LAYOUT**

# QFN - 2.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RKH0009A**

# **EXAMPLE STENCIL DESIGN**

# QFN - 2.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





7-Feb-2018

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTPSM84209RKHT	ACTIVE	QFN	RKH	9	250	TBD	Call TI	Call TI	-40 to 85		Samples
TPSM84209RKHT	PREVIEW	QFN	RKH	9	250	TBD	Call TI	Call TI	-40 to 85		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated